

FIG. 1




FIG. 2

207250" 99692001

202

404L				START ADDRESS				404R			
Sequence #				Address Decoder				FF...F			
LWLN											RWLN
.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.
LW14	18	19	1A	1B	1C	1D	1E	1F			RW14
LW13	10	11	12	13	14	15	16	17			RW13
LW12	08	09	0A	0B	0C	0D	0E	0F			RW12
LW11	00	01	02	03	04	05	06	07			RW11
	LWBC1	LWBC2	LWBC3	LWBC4	RWBC1	RWBC2	RWBC3	RWBC4			

FIG. 3A

201250.98697007





FIG. 3B

	00	01	10	11
W0				
W1				
W2				
W3				
W4				
W5				
W6				
W7				
W8				
W9				
W10				
W11				
W12				
W13				
W14				
W15				
W16				
W17				
W18				
W19				
W20				
W21				
W22				
W23				
W24				
W25				
W26				
W27				
W28				
W29				
W30				
W31				

HARDWARE ADDRESS VIEW  
OFFSET PHYSICAL ADDRESS SPACE

FIG. 3C

[illegible]



204250-9969201




FIG. 6